**Final Exam in Computer Architecture**

Answer the following questions. Total number of points is 140.

Exam period is two hours (120 minutes).

Write your answers clearly and then submit by email as PDF to [wimers@biu.ac.il](mailto:wimers@biu.ac.il)

Good luck!

**Question 1**

A system with physical memory of 128Gbyte, 38-bit virtual address space and 64-bit (8 bytes) of word length is given. Its Virtual Memory (VM) supports 8Kbyte page size.

Please answer the following questions and explain your answers.

1. (10 Pts) How many pages are in the VM space?

**Answer**: -bits VM address defines VM accessible bytes. With page size of bytes there is a total of pages.

1. (10 Pts) Assuming that any process can access any address of the VM, and an entry of the page table is a whole word. What is the size in bytes of a page table?

**Answer**: Since the VM space has pages, and the memory has 64-bit (8 bytes) word lengths, a page table comprises .

1. (10 Pts) It is known that the average VM size of a process running simultaneously with others is 1Gbyte. What is then the average number of processes that the system can support simultaneously?

Answer: The average number of pages used by a process is . From 1 the entire VM has pages; hence the average number of processes running in the system is .

This also follows from the VM size divided by process size .

1. (10 Pts) Can all the tables in 3 be stored in the main memory?

**Answer**: Yes. From 3 there are 256 processes on average, with table size for each, yielding a total of . It turns out that half of the physical memory is just page tables.

1. (10 Pts) What are the implications on user’s programs performance of increasing the number of processes in 3 running simultaneously?

**Answer**: From 4, on the average of the physical memory is occupied by page table. Increasing the number of simultaneous processes will leave very little physical memory for user’s program. This will enforce the operating system to perform extensive page swaps which kills user’s programs performance.

1. (20 Pts) A fresh Tokyo Tech graduate engineer proposed to organize the page tables as shown below. He proposed to divide the 25-bit page index into 12-bit master page and 13-bit secondary page.
   1. What is the advantage of such VM organization?
   2. Where in the memory hierarchy the master page tables exist and where the secondary page tables exist?




**Answer**:

There are two advantages. First, the decomposition of a page table of a single process into many secondary tables allows the OS to better utilize the physical memory. A contiguous memory for a page table is not required any more. Secondly, it enables to store a huge portion of the secondary page tables on the disk, thus leaving more physical memory for user’s programs. Master page table must still be stored in the main memory.

**Question 2**

The following MIPS program increases the elements of an array by 1.



A CPU with the following specifications is given:

* Supports dynamic scheduling (Tomasulo).
* Can issue in same clock cycle any two instructions.
* Can send on CDB in same clock cycle results of any two completed instructions.
* Its register file and memory are dual-ported, allowing any two read/write operations in same clock cycle.

The CPU supports the following pipeline units:

* One address calculation unit with 2 clock-cycles latency.
* One integer unit with 3 clock-cycles latency.
* One branch detection unit with 1 clock-cycle latency.

Each unit can maintain only a single instruction at a time.

Instructions can be issued even if not all preceding branches are decided, but their execution must wait for until all preceding branches are decided.

The above program is executed by the CPU. The progression of the program in the first two iterations is filled in the table below, where each pipeline stage specifies its clock cycle time.

1. (40 Pts) Complete filling the table below. Recall that store execution needs both address calculation and data ready to store in memory.

**Answer**: Notice the structural hazards occurring by the adder denoted by DADDIU#.

|  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- |
| Write CDB | MEM | EX | | | Issue | Instruction | Loop # |
|  | Wait for | End | Start |
| **5** | **4** |  | **3** | **2** | **1** | **LD R2, 0(R1)** | **1** |
| **9** |  | **LW** | **8** | **6** | **1** | **DADDIU R2, R2, #1** | **1** |
|  | **10** | **DADDIU** | **9** | **3** | **2** | **SD R2, 0(R1)** | **1** |
| **6** |  |  | **5** | **3** | **2** | **DADDIU R1, R1, #8** | **1** |
|  |  | **DADDIU** | **7** | **7** | **3** | **BNE R1, R3, Loop** | **1** |
| **11** | **10** | **BNE** | **9** | **8** | **4** | **LD R2, 0(R1)** | **2** |
| **15** |  | **LW** | **14** | **12** | **4** | **DADDIU R2, R2, #1** | **2** |
|  | **16** | **BNE, DADDIU** | **15** | **8** | **5** | **SD R2, 0(R1)** | **2** |
| **12** |  | **BNE, DADDIU#1** | **11** | **9** | **5** | **DADDIU R1, R1, #8** | **2** |
|  |  | **DADDIU** | **13** | **13** | **6** | **BNE R1, R3, Loop** | **2** |
| **17** | **16** | **BNE** | **15** | **14** | **7** | **LD R2, 0(R1)** | **3** |
| **21** |  | **LW** | **20** | **18** | **7** | **DADDIU R2, R2, #1** | **3** |
|  | **22** | **BNE, DADDIU** | **21** | **14** | **8** | **SD R2, 0(R1)** | **3** |
| **18** |  | **BNE, DADDIU#2** | **17** | **15** | **8** | **DADDIU R1, R1, #8** | **3** |
|  |  | **DADDIU** | **19** | **19** | **9** | **BNE R1, R3, Loop** | **3** |
| **23** | **22** | **BNE** | **21** | **20** | **10** | **LD R2, 0(R1)** | **4** |
| **27** |  | **LW** | **26** | **24** | **10** | **DADDIU R2, R2, #1** | **4** |
|  | **28** | **BNE, DADDIU** | **27** | **20** | **11** | **SD R2, 0(R1)** | **4** |
| **24** |  | **BNE, DADDIU#3** | **23** | **21** | **11** | **DADDIU R1, R1, #8** | **4** |
|  |  | **DADDIU** | **25** | **25** | **12** | **BNE R1, R3, Loop** | **4** |

1. (15 Pts) What is the effective CPI?

**Answer**: Iteration ends when the item is stored back into the array. From the 3rd iteration on the distance between two stores is 6 clock cycles, where the loop comprises 5 instructions. Hence .

1. (15 Pts) Adding the pipeline any decode and execution units as needed, what is the smallest possible CPI?

**Answer**: The instruction completion is limited by:

Issue rate , and completion rate , so the bottleneck is the issue rate. Hence smallest .