

Adam Teman

Senior Lecturer, EnICS Labs, Bar-Ilan University

Emerging Nanoscaled Integrated
Circuits & Systems Labs (EnICS)
Faculty of Engineering
Bar-Ilan University
Ramat Gan, Israel

Citizenship: USA, Israel
Date of Birth: July 29, 1976
Phone: +972 54 470 2771
E-mail: adam.teman@biu.ac.il

Research Interests

VLSI Memory with a focus on energy efficiency, leakage reduction, stability, robustness, and yield improvement, and in-memory computing, including:

- SRAM design for low-voltage, low-power operation, data retention voltage analysis, static and dynamic noise margins and stability, dealing with process variations and radiation noise, and internal feedback mechanisms.
- Embedded DRAM design, as an alternative for SRAM in low-power embedded systems, such as biomedical sensors, and in high bandwidth systems.
- Novel in-memory computing architectures and techniques for Artificial Intelligence applications.
- Integration of memory with on-chip sensors, including peripheral sharing for power and area reduction.
- Development of alternative memories: FeRAM, PCM, MRAM, Memristors, CNT/Graphene based memory, etc.

Energy-Efficient Circuit Design with an emphasis on:

- Subthreshold and near-threshold digital design of circuits and systems
- Library development, characterization, and selection for optimal operation.
- Approximate, significance-driven computing
- Error-resilient circuits and systems
- Efficient physical implementation methodologies for low-power
- Alternative, low-power variation tolerant logic families and digital gates
- Asynchronous circuits and components
- Feedback in digital systems
- Low-power image sensors and sensor arrays

Engineering Education, including methods for improvement of engineering pedagogy in Israel, implementation of knowledge conservation systems in research centers, and efficient integration of e-learning into university courses.

Employment History

- Oct 2015–present **Senior Lecturer (Tenure Track Faculty)**
Bar-Ilan University (BIU), Ramat Gan, Israel
- Senior Faculty member at Bar-Ilan University since October 2015.
 - Co-director Emerging NanoScaled Integrated Circuits and Systems (EnICS) Labs Impact Center, BIU
 - Academic Co-director System-on-Chip (SoC) Lab, EnICS Labs, BIU
- Jan 2014–Oct 2015 **Post-Doctoral Researcher/Scientist**
École Polytechnique Fédérale de Lausanne (EPFL), Switzerland.
- Post-doctoral position in the TCL group led by Prof. Andreas Burg.
 - Recipient of Swiss Government Excellence Scholarship for 2014.
 - Participating in the FP7 SCoRPiO consortium, developing Significance-Based Computing for Reliability and Power Optimization. Specifically developing fault-tolerant processing core for energy efficient, variability aware, low-power operation in 28nm FD-SOI process.
 - Participating in the icySoC NanoTerra consortium, developing inexact sub-threshold systems for ultra-low power devices. Specifically developing inexact accelerators and low-voltage standard cell memories for integration in the PULP platform.
- 2008–2014 **Lecturer/Teaching Assistant/Researcher.**
Ben-Gurion University of the Negev (BGU), Be'er Sheva, Israel
- Lead researcher on low-power VLSI arrays and memory circuits in the Low Power Circuits and Systems Lab of the VLSI Systems Center.
 - Development and advancement of processes and flows in the VLSI Systems Center.
 - Advisor to six MSc Theses and 17 Senior Projects
 - Lecturer of eight semester long undergraduate courses and one semester long graduate course, including course development.
 - Teaching assistant of four semester long undergraduate courses.
 - Lab assistant during three semesters.
- 2006–2007 **Backend/Design Engineer.**
Marvell Semiconductor Ltd., Yokne'am, Israel
- Part of the design team in the Emerging and Embedded Business Unit (E²BU)
 - Implementation of “RTL to GDS” processes in 0.15 μ m, 90nm, and 65nm CMOS technologies.
 - Backend Leader of 0.15 μ m system-on-a-chip (SoC) spin.
 - Proficiency in digital implementation tools from Synopsys, Cadence, Magma, Mentor Graphics, and others.
- 2002–2006 **Product Definition Leader.**
Puzzle Projects Ltd., Zichron Ya'akov Israel
- Head of product definition, implementation, technical writing and instruction.
 - Development of several requirement and definition manuscripts for Command, Control, Communications, Computers and Intelligence (C⁴I) systems, including user-interfaces.
 - Development of instruction suites for combat systems, including user manuals and instruction courses.
 - Course instruction in several countries (USA, Australia, Singapore, Sri Lanka, Israel) in both English and Hebrew as a representative of Rafael.
- 1994–2001 **C⁴I Officer.**
Naval Branch of the Israeli Defense Forces (IDF)
- Retired with the ranking of Captain, and currently a Major in reserve duty.
 - Finished the Israeli Naval Officer's Course (Hovlim) and Advanced Command Course (PIM) with honors.
 - Served in operational duty on several classes of naval ships for four years, as a C⁴I department officer, deck officer, and patrol boat vice-commander.
 - Led the C⁴I department of the Naval department of weapons development from 1999-2001, including project definition, development, implementation, and instruction.

Education

- 2010–2014 | **PhD**, Electronic and Computer Engineering, Ben-Gurion University of the Negev (BGU), Be'er Sheva, Israel.
- Advisor: Dr. Alexander Fish
 - Thesis: Low Power Integrated Circuit Arrays (continuation of MSc thesis as part of the combined track to PhD)
 - Finished January 2014 with highest regard
- 2008–2010 | **MSc**, Electronic and Computer Engineering, Ben-Gurion University of the Negev (BGU), Be'er Sheva, Israel.
- Advisor: Prof. Alexander Fish
 - Thesis: Low Power Integrated Circuit Arrays
 - Thesis grade: 99. Final degree average: 92.9
- 2002–2006 | **BSc**, Electronic and Computer Engineering, Ben-Gurion University of the Negev (BGU), Be'er Sheva, Israel.
- Finished with honors (GPA 87.03)

Teaching Experience

2014–present	Advanced Digital VLSI Design 1, BIU <i>Graduate-level course</i> Lecturer: Spring 2014, Spring 2017 <ul style="list-style-type: none">• Graduate Course for Nanoelectronics Graduate Degree BIU (~20 students/year).
2016–present	Advanced Digital VLSI Design 2, BIU <i>Graduate-level course</i> Lecturer: Spring 2016, Spring 2018 <ul style="list-style-type: none">• Graduate Course for Nanoelectronics Graduate Degree BIU (~20 students/year).
2016–present	Digital VLSI Design, BIU <i>Undergraduate-level 4th year or Graduate-level course</i> Lecturer: Fall 2016, Fall 2017, Fall 2018 <ul style="list-style-type: none">• Mandatory Undergraduate Course for Nanoelectronics Track BIU (~40 students/year).• Link to course material and recorded lectures: http://www.eng.biu.ac.il/temanad/digital-vlsi-design/
2016–present	Digital Integrated Circuits, BIU <i>Undergraduate-level 3rd-4th year course</i> Lecturer: Spring 2016, Spring 2017, Spring 2018 <ul style="list-style-type: none">• Mandatory Undergraduate Course for Nanoelectronics Track BIU (~40 students/year).• Link to course material and recorded lectures: http://www.eng.biu.ac.il/temanad/digital-integrated-circuits/
2018–present	Introduction to Digital Electronic Circuits, BIU. <i>Undergraduate-level 3rd year course</i> Lecturer: Summer 2018 <ul style="list-style-type: none">• Mandatory Undergraduate Course at BIU (~150 students/year).• Link to course material and recorded lectures: http://www.eng.biu.ac.il/temanad/introduction-to-digital-electronic-circuits/
2016–present	Advanced Nanoelectronics Lab, BIU <i>Undergraduate-level 4th year lab</i> Academic supervisor: Fall 2015, Fall 2016, Fall 2017, Fall 2018 <ul style="list-style-type: none">• Graduate Course for Nanoelectronics Graduate Degree BIU (~15 students/year).
2011–2013	Introduction to Digital Electronic Circuits, BGU. <i>Undergraduate-level 3rd-4th year course</i> Lecturer: Spring 2011, Spring 2012, Spring 2013, Fall 2013 Teaching Assistant: Fall 2009, Fall 2010, Fall 2011 <ul style="list-style-type: none">• Mandatory Undergraduate Course at BGU (250 students/year).• Received the “Teaching Excellence” Award for 2009-10.
2010–2013	Introduction to VLSI, BGU. <i>Undergraduate-level 3rd-4th year course</i> Lecturer: Spring 2010, Spring 2011, Spring 2012, Spring 2013 Teaching Assistant: Spring 2010 <ul style="list-style-type: none">• Track Elective Mandatory Undergraduate Course at BGU (~90 students/year)• Received the “Teaching Excellence” Award for 2010-11.
2013	Low Power VLSI, BGU. <i>Graduate-level course + lab</i> Lecturer: Fall 2013 <ul style="list-style-type: none">• Complete course development from scratch.
Invited Courses	Digital Integrated Circuit Design. <i>Specialized course for Motorola Solutions</i> 22.5 hours - Summer 2017

Research Students

PhD Students

- Robert Giterman, PhD student
Thesis: “*Application-Oriented Alternative Embedded Memories*”
Graduated Nov. 2018
(Co-supervisor with Prof. A. Fish)
- Andrea Bonetti, PhD student
Graduated Dec. 2018
Thesis: “*Low-Power Design of Digital VLSI Circuits around the Point of First Failure*”
(Co-advisor with Prof. A. Burg)

MSc Students

Graduated

- Or Maltabashi (*Graduated Jan 2019*)
Thesis: “*Automatic Guided Physical Implementation of Common Digital Structures*”
- Roman Golman (*Graduated Jan 2019*)
Thesis: “*Expanding the Usage of GC-eDRAM*”

Started Studies in 2016-17

- Amir Shalom, MSc student (exp. Graduation March 2019)
- Tzachi Noy, MSc student (exp. Graduation July 2019)

Started Studies in 2017-18

- Yosef Lempel, MSc student
(Co-supervisor with Prof. Y. Shor)
- Daniel Vana, MSc student
(Co-supervisor with Prof. Y. Shaham, Prof. A. Fish)
- Shani Cohen-Zemach, MSc student

Started Studies in 2018-19

- Yehuda Kra, MSc student
- Odem Harel, MSc student
- Tomer Cohen, MSc student
- Noah Antebi, MSc student
(Co-supervisor with Prof. Y. Shor)
- Fadi Aboud, MSc student
- Hanan Marinberg, MSc student

(mentored under the supervision of Prof. Andreas Burg)

- Reza Ghanaatian, PhD student
(Started PhD Studies Sep. 2014)
- Christoph Mueller, PhD student
(Started PhD Studies May 2015)

(mentored under the supervision of Prof. Alexander Fish)

- Janna Mezhibovsky, MSc student (Graduated Jan. 2012)
Dynamic Analysis of Low Voltage SRAM Arrays
- Hadar Dagan, MSc student (Graduated Jan. 2013)
Low Power Non-Volatile Memory for Low-Cost RFID
- Robert Giterman, MSc student (Graduated Sep. 2014)
Retention Time in Low Power Embedded DRAM Arrays
- Lior Atias, MSc student (Graduated Sep. 2014)
Robust, Low-Power SRAM for Space Applications

**Undergrad.
Projects**

2018–19

- G. Horden, Y. Greenblatt – *Effective Data Retention Time*
- B. Nevo, N. Ben-Nun – *Guided Physical Implementation of MAC Unit*
- O. Steinberg – *Efficient Level-0 Cache*
- Y. Gindi, D. Ganish – *Hardware Look-up Table for Nonlinear Functions*
- A. Samila, M. Tzfanian – *CTRNN implementation on a eFPGA/X2-DSP partitioned platform*
- D. Shavit – *Custom Cell for Guided Register Files*
- L. Caru, D. Fitouchi – *Simulator for GC-eDRAM*
- E. Zacharov – *Peripherals for GC-eDRAM Array*

2017–18

- A. Yaakov, E. Wasserman – *Ternary GC-eDRAM Bitcell*
- O. Harel, Y. Nahum – *Energy-Efficient GC-eDRAM Arrays*
- A. Bernhard, S. Lebel – *Switch Board Management Integration Verification* (with Mellanox)
- N. Maor, A. Guttman – *Guided Placement of AES Block*
- E. Shwartz – *Improved stability of SRAM through Soft Combining*
- O. Eini, O. Yisraeli – *Efficient Manipulation of eFGA in SoC*
- T. Cohen, N. Nahum – *Ensuring 100% Availability for GC-eDRAM Block*

2016–17

- T. Monk – *Thermal Algorithm for Efficient Switch Cooling* (with Dr. Hillel Kluger and Mellanox)
- S. Shtessman, A. Rimer – *Radiation Hardened SRAM in deeply scaled FinFET technologies*
- N. Antebi, B. Turgeman – *Compressors for Wallace Tree Multiplier Arrays*
- A. Mizrachi, R. Mozes – *Generic Fault Injection in Verification IP* (with Mellanox)
- Y. Lempel, Y. Ahrenwald – *Multi-ported Standard Cell Memories*
- H. Marinberg, O. Atash – *Readout circuit for Ternary Gain-Cell*

2015–16

- N. Ozeri – *Ultra Low-leakage SRAM*
- M. Naimer, R. Lupa – *Process Monitoring Feedback Loop*
- C. Grapel – *Low-leakage Pseudo-dynamic Bitcell*

2012–13

- O. Yonah, A. Vaknin – *Low Power SRAM Applications*
- O. Sharon, R. Visotsky – *Dynamic Stability of SRAM Circuits*
- I. Itzin, M. Lieber – *Low Power Gain Cell Embedded DRAM Circuits*

2011–12

- S. Fraiman, N. Adri – *Built in Self-Test Circuit for Data Retention Voltage Operation*
- A. Lazar – *Top-Bottom Gated SRAM for Ultra-Low Power Operation*
- O. Dagan, A. Shamir – *Stacked SRAM for Efficient Energy Conversion*

2010–11

- M. Bar, M. Szekely – *Testing Ultra-Low Power SRAM Circuits*
- A. Tetelbaum, M. Cohen – *Read Before Write SRAM for Low Power Applications*
- O. Rot, S. Pinko – *Analog Circuits for Low Power Non-Volatile Memory*
- A. Serfaty, S. Haviv – *Digital Circuits for Low Power Non-Volatile Memory*

2009-10

- L. Pergament, O. Cohen – *Sub-threshold SRAM Design*
- G. Shveky – *Read Before Write Scheme for Power Reduction in SRAMs*
- T. Azuz – *Optimization of SRAM Architecture According to Density Requirements*

2008-9

- M. Marder, G. Marko – *Low Power Techniques for SRAM Bit Cells*
- T. Yekutiel, A. Postavski – *Power Reduction in Large Array Peripherals*

Professional Memberships

Journal Boards	Elsevier Microelectronics Journal (MEJ), Editor – <i>From 2014</i>
Conference Technical Committees	ISLPED 2019, Publicity Chair – <i>2019</i> ICSEE 2018, Full-Day Symposium Organizer – <i>2018</i> WEEE Workshop, Steering Board Member, Co-Organizer – <i>2017</i> Assistant Organizer – <i>2012, 2015</i> BIU-imec Networking Event (BINE), Co-Organizer – <i>2016, 2017</i> CAS Society VLSI Systems and Applications (VSA-TC) TC Member – <i>From 2015</i> ChipEx Conference, TC Member – <i>2017, 2018</i> European Workshop on Microelectronics Education (EWME 2018), PC Member – <i>2018</i> IEEE FTFC conference, TPF Member – <i>2014</i> IEEE BioCAS Conference, Committee Member – <i>2017</i> Seiden Workshop, Session Chair – <i>2017</i> Israeli Microelectronics Olympiad, Committee Member – <i>2013-14</i>
Professional Societies	IEEE, Member – <i>From 2010</i> IEEE CAS, Member – <i>From 2012</i> IEICE, Member – <i>From 2013</i>
Peer Reviews	IEEE Journal of Solid State Circuits (JSSC) – <i>From 2011</i> IEEE Transactions on Circuits and Systems I: Regular Papers (TCAS-I) – <i>From 2013</i> IEEE Transactions on Circuits and Systems II: Express Briefs (TCAS-II) – <i>From 2010</i> IEEE Transactions on VLSI (TVLSI) – <i>From 2013</i> IEEE Sensors Journal – <i>From 2011</i> ACM Transactions on Embedded Computing Systems (TECS) – <i>From 2015</i> Elsevier Microelectronics Journal (MEJ) – <i>From 2012</i> Elsevier Integration, the VLSI Journal (VLSI-D) – <i>From 2013</i> MDPI Journal of Low Power Electronics and Applications (JLPEA) – <i>From 2010</i> Springer Journal of Computational Electronics – <i>From 2015</i> IEEE International Symposium on Circuits and Systems (ISCAS) – <i>From 2012</i> IEEE Biomedical Circuits and Systems Conference (BioCAS) – <i>From 2013</i> IEEE Sensors Conference – <i>From 2009</i> IEEE Faible Tension Faible Consommation (FTFC) – <i>From 2014</i> Asian Symposium on Quality Electronic Design (ASQED) – <i>From 2012</i> WSPC Journal of Circuits, Systems, and Computing – <i>From 2015</i> Hindawi Journal of VLSI Design – <i>From 2014</i> World Scientific Journal of Circuits, Systems, and Computers – <i>From 2015</i> IEEE International Conference on the Science of Electrical Engineering (ICSEE) – <i>From 2016</i>

Grants, Honors, and Awards

- 2018–2022 **Israeli Science Fund – Regular Research Program Grant**
- Development of True Approximate Storage for Approximate Computing Applications
 - Budget: 270K NIS/year
- 2018 **Israeli Science Fund – Starting Equipment Grant**
- Laboratory equipment grant for young researchers
 - Budget: 2M NIS
- 2018–2021 **GenPro Consortium, Magnet Program, Israeli Innovation Authority**
- Industry-Academic consortium focusing on RISC-V Ecosystem Development
 - Leading research on high-speed Register File Design
 - Academic Team Budget: 350K NIS/term
 - Co-director of SoC Lab – focal point and integrator of the Consortium
- 2018–2020 **Magnetron**
- “Efficient Implementation of Many Ported Memories for Digital Signal Processing Soft Cores”
 - Israeli Innovation Authority program for technology transfer to Israeli industrial partners
 - Partnership with CEVA.
 - Academic team’s budget: 380K NIS/year
- 2017–2019 **Kamin**
- “High-Density, Low-Power Dynamic FIFO Memories”
 - Israeli Innovation Authority program for early technology development
 - Budget: 370K NIS/year
- 2017 **German-Israel Foundation (GIF) - Young Researchers Grant**
- A Comprehensive Architectural Model of Gain-Cell embedded DRAM Memories for System Design and Evaluation
- 2017 ***Student Awarded: Katz Scholarship for Research Students in the Sciences***
- Awarded to Mr. Robert Giterman for academic year 2017–2018.
- 2016 **CDNLive Best Paper Award**
- For the presentation of “FD-SOI Standard cell characterization with Cadence Liberate”.
- 2015–2019 **HiPer Consortium, Magnet Program, Israeli Innovation Authority**
- Industry-Academic consortium focusing on High Performance SoC Design
 - Lead research on Gain-Cell embedded DRAM and Efficient Multiplier Design
 - Academic Team Budget: 350K NIS/Year
 - Co-director of SoC Lab – focal point and integrator of the Consortium
- 2016–2018 **Erasmus+ “DOCMEN” Project**
- A multi-national project together with Armenia and Kazakhstan, coordinated by Cracow Univ. of Tech. and partnered with ECM Space Tech. GMBH, Politecnico Do Torino, TU Sofia and TU Berlin.
- 2016 ***Student Awarded: Lev-Zion Scholarship for Outstanding Doctoral Students***
- Awarded to Mr. Robert Giterman for academic years 2017–2019.
- 2016 ***Student Awarded: Ministry of Science, Technology & Space Travel Grant***
- Travel grant to support presentation of PhD work at international conference. Awarded to Mr. Robert Giterman for presentation at ISCAS 2016.
- 2015 **HiPEAC Paper Award**
- Award for outstanding paper at the Design Automation Conference (DAC).
- 2014 **Swiss Government Excellence Scholarship for Foreign Students**
- Post-Doctoral fellowship at EPFL during 2014.
- 2010–2013 **Kreitman Foundation Scholarship**
- Four-year fellowship for PhD Studies from the Kreitman Foundation at BGU.
- 2013 **Intel Prize**
- Prize presented by Intel for excellence in academic studies and achievement.

- 2012 | **Rector's Prize for Academic Excellence**
 - Top award in the Electrical and Computer Engineering Department at BGU.
- 2012 | **Wolf Foundation Prize for Research Excellence**
 - National award given out by the Wolf Foundation.
- 2011–2012 | **BGU Outstanding Project Award**
 - Prize presented by Ben-Gurion University for project performed outside the required activities of an employee.
 - Top prize awarded for developing and implementing the “VLSI Wiki” – a system for information preservation and process enhancement.
- 2012 | **Teaching Excellence Recognition**
 - Awarded for the 2010-11 school year by the Electrical and Computer Engineering Department at Ben-Gurion University.
- 2011 | **Teaching Excellence Recognition**
 - Awarded for the 2009-10 school year by the Electrical and Computer Engineering Department at Ben-Gurion University.
- 2010 | **Yitzhak Ben Ya'akov HaCohen Excellence Scholarship**
 - MSc award from the Yitzhak Ben-Ya'akov HaCohen fund.

Scientific Publications

List of Publications

Books and Book Chapters

- B1. P. Meinerzhagen, **A. Teman**, R. Gitterman, N. Edri, A. Burg, and A. Fish, *Gain-Cell Embedded DRAMs for Low-Power VLSI Systems-on-Chip*. Springer International Publishing, 2018

Journal Articles

- J1. R. Gitterman, A. Bonetti, A. Burg, and **A. Teman**, “GC-eDRAM with Body-Bias Compensated Readout and Error Detection in 28nm FD-SOI,” *IEEE TCAS-II.*, vol. PP, 2019
- J2. R. Gitterman, R. Golman, and **A. Teman**, “Improving energy-efficiency in dynamic memories through retention failure detection,” *IEEE Access*, vol. PP, 2019
- J3. R. Gitterman, Y. Weitzman, and **A. Teman**, “Gain-Cell Embedded DRAM Based Physical Unclonable Function,” *IEEE Trans. Circuits Syst. I.*, vol. 65, pp. 4208–4218, Dec 2018
- J4. R. Ghanaatian, A. Balatsoukas-Stimming, C. Muller, M. Meidlinger, G. Matz, **A. Teman**, and A. Burg, “A 588-Gb/s LDPC Decoder Based on Finite-Alphabet Message Passing,” *IEEE Trans. VLSI Syst.*, vol. 26, pp. 329–340, Feb 2018
- J5. R. Gitterman, **A. Teman**, and P. Meinerzhagen, “Hybrid GC-eDRAM/SRAM Bitcell for Robust Low-Power Operation,” *IEEE Trans. Circuits Syst. II.*, vol. 64, pp. 1362–1366, Dec 2017
- J6. A. Bonetti, **A. Teman**, P. Flatresse, and A. Burg, “Multipliers-driven perturbation of coefficients for low-power operation in reconfigurable FIR filters,” *IEEE Trans. Circuits Syst. I.*, vol. 64, pp. 2388–2400, Sept 2017
- J7. A. Bonetti, N. Preyss, **A. Teman**, and A. Burg, “Automated integration of dual-edge clocking for low-power operation in nanometer nodes,” *ACM Trans. on Design Automation of Elec. Systems*, vol. 22, pp. 62:1–62:20, May 2017
- J8. D. Rossi, A. Pullini, I. Loi, M. Gautschi, F. Kagan Gurkaynak, **A. Teman**, J. Constantin, A. Burg, I. Miro-Panades, E. Beigné, F. Clermidy, F. Abouzeid, P. Flatresse, and L. Benini, “Energy-Efficient Near-Threshold Parallel Computing: The PULPv2 Cluster,” *IEEE Micro.*, vol. 37, pp. 20–31, September 2017
- J9. R. Gitterman, L. Atias, and **A. Teman**, “Area and energy-efficient complementary dual-modular redundancy dynamic memory for space applications,” *IEEE Trans. VLSI Syst.*, vol. 25, pp. 502–509, Feb 2017
- J10. R. Gitterman, A. Fish, N. Geuli, E. Mentovich, A. Burg, and **A. Teman**, “An 800MHz Mixed-VT 4T IFGC Embedded DRAM in 28nm CMOS Bulk Process for Approximate Storage Applications,” *IEEE J. Solid-State Circuits*, vol. 53, pp. 2136–2148, July 2018
- J11. R. Gitterman, A. Fish, A. Burg, and **A. Teman**, “A 4-Transistor nMOS-Only Logic-Compatible Gain-Cell Embedded DRAM With Over 1.6-ms Retention Time at 700 mV in 28-nm FD-SOI,” *IEEE Trans. Circuits Syst. I.*, vol. 65, pp. 1245–1256, April 2018
- J12. A. Kazimirsky, **A. Teman**, N. Edri, and A. Fish, “An 0.65 V 500 MHz integrated dynamic and static RAM (iD-SRAM) for video applications,” *IEEE Trans. VLSI Syst.*, vol. 25, no. 9, pp. 2411–2418, 2017
- J13. L. Moyal, I. Levi, **A. Teman**, and A. Fish, “Synthesis of dual mode logic,” *Integration the VLSI Journal.*, vol. 55, pp. 246–253, 2016
- J14. **A. Teman**, D. Rossi, P. Meinerzhagen, L. Benini, and A. Burg, “Power, area, and performance optimization of standard cell memory arrays through controlled placement,” *ACM Trans. on Design Automation of Elec. Systems*, vol. 21, pp. 59:1–59:25, May 2016
- J15. L. Atias, **A. Teman**, R. Gitterman, P. Meinerzhagen, and A. Fish, “A low-voltage 13T radiation hardened SRAM bitcell for low-voltage operation,” *IEEE Trans. VLSI Syst.*, vol. 24, no. 8, pp. 2622–2633, 2016
- J16. N. Edri, P. Meinerzhagen, **A. Teman**, A. Burg, and A. Fish, “Silicon-proven per-cell retention time distribution model of gain-cell based eDRAM,” *IEEE Trans. Circuits Syst. I.*, vol. 63, pp. 222–232, Feb 2016

- J17. R. Gitterman, **A. Teman**, P. Meinerzhagen, L. Atias, A. Burg, and A. Fish, “Single-supply 3T gain-cell for low-voltage low-power applications,” *IEEE Trans. VLSI Syst.*, vol. 24, no. 1, pp. 358–362, 2016
- J18. **A. Teman** and R. Visotsky, “A fast modular method for true variation-aware separatrix tracing in nanoscaled SRAMs,” *IEEE Trans. VLSI Syst.*, vol. 23, no. 10, pp. 2034–2042, 2015
- J19. H. Dagan, A. Shapira, **A. Teman**, A. Mordakhay, S. Jameson, E. Pikhay, V. Dayan, Y. Roizin, E. Socher, and A. Fish, “A low-power low-cost 24 GHz RFID tag with a C-Flash based embedded memory,” *IEEE J. Solid-State Circuits*, vol. 49, no. 9, pp. 1942–1957, 2014
- J20. **A. Teman**, P. Meinerzhagen, R. Gitterman, A. Fish, and A. Burg, “Replica technique for adaptive refresh timing of gain-cell-embedded DRAM,” *IEEE Trans. Circuits Syst. II*, vol. 61, no. 4, pp. 259–263, 2014
- J21. P. Meinerzhagen, **A. Teman**, A. Fish, and A. Burg, “Impact of body biasing on the retention time of gain-cell memories,” *The Journal of Engineering*, vol. 1, no. 1, 2013
- J22. P. Meinerzhagen, **A. Teman**, R. Gitterman, A. Burg, and A. Fish, “Exploration of sub-VT and near-VT 2T gain-cell memories for ultra-low power applications under technology scaling,” *MDPI J. Low Power Elec. and App.*, vol. 3, no. 2, pp. 54–72, 2013
- J23. H. Dagan, **A. Teman**, E. Pikhay, V. Dayan, A. Mordakhay, Y. Roizin, and A. Fish, “A low-power DCVSL-like GIDL-free voltage driver for low-cost RFID nonvolatile memory,” *IEEE J. Solid-State Circuits*, vol. 4, no. 6, pp. 1497–1510, 2013
- J24. **A. Teman**, A. Mordakhay, and A. Fish, “Functionality and stability analysis of a 400 mV quasi-static RAM (QSRAM) bitcell,” *Microelectronics Journal*, vol. 44, no. 3, pp. 236–247, 2013
- J25. **A. Teman**, H. Dagan, V. Dayan, E. Pikhay, Y. Roizin, and A. Fish, “Zero-cost ultra-low power non-volatile memory module for RFID applications,” *TowerJazz Technical Journal*, vol. 4, pp. 46–49, July 2013
- J26. A. Spivak, **A. Teman**, A. Belenky, O. Yadid-Pecht, and A. Fish, “Low-voltage 96 dB snapshot CMOS image sensor with 4.5 nW power dissipation per pixel,” *MDPI Sensors*, vol. 12, no. 8, pp. 10067–10085, 2012
- J27. **A. Teman**, O. Yadid-Pecht, and A. Fish, “Leakage reduction in advanced image sensors using an improved AB²C scheme,” *IEEE Sensors J.*, vol. 12, no. 4, pp. 773–784, 2012
- J28. **A. Teman**, A. Mordakhay, J. Mezhibovsky, and A. Fish, “A 40-nm sub-threshold 5T SRAM bit cell with improved read and write stability,” *IEEE Trans. Circuits Syst. II*, vol. 59, no. 12, pp. 873–877, 2012
- J29. A. Spivak, **A. Teman**, A. Belenky, O. Yadid-Pecht, and A. Fish, “Power-performance tradeoffs in wide dynamic range image sensors with multiple reset approach,” *MDPI J. Low Power Elec. and App.*, vol. 1, no. 1, pp. 59–76, 2011
- J30. **A. Teman**, L. Pergament, O. Cohen, and A. Fish, “A minimum leakage quasi-static RAM bitcell,” *MDPI J. Low Power Elec. and App.*, vol. 1, no. 1, pp. 204–218, 2011
- J31. **A. Teman**, L. Pergament, O. Cohen, and A. Fish, “A 250 mV 8 kb 40 nm ultra-low power 9T supply feedback SRAM (SF-SRAM),” *IEEE J. Solid-State Circuits*, vol. 46, no. 11, pp. 2713–2726, 2011
- J32. **A. Teman**, O. Yadid-Pecht, and A. Fish, “Large VLSI arrays – power and architectural perspectives,” *International Journal of Information Technologies and Knowledge (IJ ITK)*, vol. 4, no. 1, pp. 76–90, 2010

Peer-reviewed Conference Proceedings

- C1. T. Monk, H. Kugler, O. Maori, and **A. Teman**, “TEMPO: Thermal-Efficient Management of Power in High-Throughput Network Switches,” in *Accepted to VLSI-DAT 2019*, 2019
- C2. O. Maltabashi, H. Marinberg, R. Gitterman, and **A. Teman**, “A 5-Transistor Ternary Gain-Cell eDRAM with Parallel Sensing,” in *Proc. of IEEE Int. Symp. on Circuits and Systems (ISCAS)*, pp. 1–5, May 2018
- C3. A. Bonetti, J. Constantin, **A. Teman**, and A. Burg, “A Timing-Monitoring Sequential for Forward and Backward Error-Detection in 28 nm FD-SOI,” in *Proc. of IEEE Int. Symp. on Circuits and Systems (ISCAS)*, May 2018

- C4. R. Gitterman, A. Fish, A. Burg, and **A. Teman**, “A 4-Transistor NMOS-Only Logic-Compatible Gain-Cell Embedded DRAM with Over 1.6ms Retention Time at 700mV in 28nm FD-SOI,” in *Proc. of IEEE Int. Symp. on Circuits and Systems (ISCAS)*, 2018
- C5. A. Bonetti, **A. Teman**, P. Flatresse, and A. Burg, “Multipliers-Driven Perturbation of Coefficients for Low-Power Operation in Reconfigurable FIR Filters,” in *Proc. of IEEE Int. Symp. on Circuits and Systems (ISCAS)*, 2018
- C6. R. Golman, R. Gitterman, and **A. Teman**, “A Dual-Negative Word-Line Technique for Improving Read Access in GC-eDRAM Arrays,” in *Proc. of the IEEE Int. Conf. on the Science of Electrical Engineering (ICSEE)*, December 2018
- C7. A. Shalom, R. Gitterman, and **A. Teman**, “High Density GC-eDRAM Design in 16nm FinFET,” in *Proc. of the IEEE Int. Conf. on Electronics Circuits and Systems (ICECS)*, 2018
- C8. R. Golman, R. Gitterman, and **A. Teman**, “Configurable Multi-Port Dynamic Bitcell with Internal Refresh Mechanism,” in *Proc. of the IEEE Int. Conf. on Electronics Circuits and Systems (ICECS)*, 2018
- C9. R. Gitterman, A. Fish, and **A. Teman**, “A 14.3pW Sub-Threshold 2T Gain-Cell eDRAM for Ultra-Low Power IoT Applications in 28nm FD-SOI,” in *Proc. of IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S)*, 2018
- C10. R. Gitterman, R. Golman, O. Maltabashi, A. Fish, and **A. Teman**, “Live Demonstration: an 800 Mhz Gain-Cell Embedded DRAM in 28 nm CMOS Bulk Process for Approximate Computing Applications,” in *Proc. of IEEE Int. Symp. on Circuits and Systems (ISCAS)*, May 2018
- C11. R. Gitterman, A. Fish, N. Geuli, E. Mentovich, A. Burg, and **A. Teman**, “An 800 Mhz mixed-VT 4T gain-cell embedded DRAM in 28 nm CMOS bulk process for approximate computing applications,” in *Proc. of IEEE European Solid-State Circuits Conference (ESSCIRC)*, pp. 308–311, Sept 2017
- C12. R. Gitterman, A. Fish, and **A. Teman**, “A 11.5pW/bit 400mV 5T Gain-Cell eDRAM for ULP Applications in 28nm FD-SOI,” in *Presented at IEEE S3S 2017, San Francisco, CA*, 2017
- C13. P. Meinerzhagen, R. Gitterman, and **A. Teman**, “Highly Configurable Hybrid GC-eDRAM/SRAM Bit-cell for Robust Low-Power Operation,” in *Proc. of IEEE Int. Symp. on Circuits and Systems (ISCAS)*, 2017
- C14. J. Constantin, A. Bonetti, **A. Teman**, C. Mueller, L. Schmid, and A. Burg, “DynOR: A 32-bit Microprocessor in 28 nm FD-SOI with Cycle-By-Cycle Dynamic Clock Adjustment,” in *Proc. of IEEE European Solid-State Circuits Conference (ESSCIRC)*, pp. 261–264, September 2016
- C15. D. Rossi, A. Pullini, I. Loi, M. Gautschi, F. Gurkaynak, **A. Teman**, J. Constantin, A. Burg, I. Miro-Panades, E. Beigne, F. Clermidy, F. Abouzeid, P. Flatresse, and L. Benini, “193 MOPS/mW @ 162 MOPS, 0.32V to 1.15V Voltage Range Multi-Core Accelerator for Energy-Efficient Parallel and Sequential Digital Processing,” in *Proc. IEEE Symp. on Low-Power and High-Speed Chips (COOL CHIPS XIX)*, pp. 1–3, April 2016
- C16. R. Gitterman, **A. Teman**, P. Meinerzhagen, A. Burg, and A. Fish, “A process compensating gain cell embedded DRAM for ultra low power variation aware applications,” in *Proc. of IEEE Int. Symp. on Circuits and Systems (ISCAS)*, pp. 1006–1009, May 2016
- C17. R. Ghanaatian, P. Whatmough, J. Constantin, **A. Teman**, and A. Burg, “A low-power correlator for wake-up receivers with algorithm pruning through early termination,” in *Proc. of IEEE Int. Symp. on Circuits and Systems (ISCAS)*, pp. 2667–2670, May 2016
- C18. R. Gitterman, **A. Teman**, L. Atias, and A. Fish, “A soft error tolerant 4T gain-cell featuring a parity column for ultra-low power applications,” in *Proc. of IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S)*, pp. 1–2, October 2015
- C19. S. Ganapathy, G. Karakonstantis, **A. Teman**, and A. Burg, “Mitigating the impact of faults in unreliable memories for error-resilient applications,” in *Proc. of the Design Automation Conference (DAC)*, DAC ’15, (New York, NY, USA), pp. 102:1–102:6, ACM, 2015 (**Conference acceptance rate: 20%**). *Recipient of HiPEAC Paper Award 2015.*
- C20. S. Ganapathy, **A. Teman**, R. Gitterman, A. P. Burg, and G. Karakonstantis, “Approximate computing with unreliable dynamic memories,” in *Proc. of Int. New Circuits And Systems Conference (NEWCAS)*, pp. 1–4, June 2015 *Special session on Approximate Computing.*

- C21. A. Bonetti, **A. Teman**, and A. P. Burg, “An overlap-contention free true-single-phase clock dual-edge-triggered flip-flop,” in *Proc. of IEEE Int. Symp. on Circuits and Systems (ISCAS)*, 2015
- C22. **A. Teman**, G. Karakonstantis, R. Giterman, P. Meinerzhagen, and A. Burg, “Energy versus data integrity trade-offs in embedded high-density logic compatible dynamic memories,” in *Proc. of the Design, Automation & Test in Europe Conference & Exhibition (DATE)*, DATE '15, (San Jose, CA, USA), pp. 489–494, EDA Consortium, 2015 (**Conference acceptance rate: 22%.**) *Top ranked paper in track “T1 - Defects, Faults, Variability and Reliability Analysis and Modeling”*
- C23. **A. Teman**, D. Rossi, P. Meinerzhagen, L. Benini, and A. Burg, “Controlled placement of standard cell memory arrays for high density and low power in 28nm FD-SOI,” in *Proc. of the Asia and South Pacific Design Automation Conference (ASP-DAC)*, pp. 81–86, IEEE, 2015 (**Conference acceptance rate: 33%.**)
- C24. L. Atias, **A. Teman**, and A. Fish, “Single event upset mitigation in low power SRAM design,” in *Proc. of IEEE Conv. of Electrical and Electronics Eng. in Israel (IEEEI)*, pp. 1–5, IEEE, 2014
- C25. R. Giterman, **A. Teman**, P. Meinerzhagen, A. Burg, and A. Fish, “4T gain-cell with internal-feedback for ultra-low retention power at scaled CMOS nodes,” in *Proc. of IEEE Int. Symp. on Circuits and Systems (ISCAS)*, pp. 2177–2180, IEEE, 2014
- C26. **A. Teman**, “Dynamic stability and noise margins of SRAM arrays in nanoscaled technologies,” in *Proc. of IEEE Faible Tension Faible Consommation (FTFC)*, pp. 1–5, IEEE, 2014 *Invited paper.*
- C27. A. Vaknin, O. Yona, and **A. Teman**, “A double-feedback 8T SRAM bitcell for low-voltage low-leakage operation,” in *Proc. of IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S)*, pp. 1–2, IEEE, 2013
- C28. L. Atias, **A. Teman**, and A. Fish, “A 13T radiation hardened SRAM bitcell for low-voltage operation,” in *Proc. of IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S)*, pp. 1–2, IEEE, 2013
- C29. N. Edri, S. Fraiman, **A. Teman**, and A. Fish, “Data retention voltage detection for minimizing the standby power of SRAM arrays,” in *Proc. of IEEE Conv. of Electrical and Electronics Eng. in Israel (IEEEI)*, pp. 1–5, IEEE, 2012
- C30. **A. Teman**, P. Meinerzhagen, A. Burg, and A. Fish, “Review and classification of gain cell eDRAM implementations,” in *Proc. of IEEE Conv. of Electrical and Electronics Eng. in Israel (IEEEI)*, pp. 1–5, IEEE, 2012
- C31. P. Meinerzhagen, **A. Teman**, A. Mordakhay, A. Burg, and A. Fish, “A sub-VT 2T gain-cell memory for biomedical applications,” in *Proc. of IEEE Subthreshold Microelectronics Conference (SubVT)*, pp. 1–3, IEEE, 2012
- C32. H. Dagan, **A. Teman**, E. Pikhay, V. Dayan, Y. Roizin, and A. Fish, “A low-cost low-power non-volatile memory for RFID applications,” in *Proc. of IEEE Int. Symp. on Circuits and Systems (ISCAS)*, pp. 1827–1830, IEEE, 2012
- C33. H. Dagan, **A. Teman**, A. Fish, E. Pikhay, V. Dayan, and Y. Roizin, “A GIDL free tunneling gate driver for a low power non-volatile memory array,” in *Proc. of IEEE Int. Symp. on Circuits and Systems (ISCAS)*, pp. 452–455, IEEE, 2012
- C34. J. Mezhibovsky, **A. Teman**, and A. Fish, “State space modeling for sub-threshold SRAM stability analysis,” in *Proc. of IEEE Int. Symp. on Circuits and Systems (ISCAS)*, pp. 1823–1826, IEEE, 2012
- C35. I. t. Schwartz, R. Dobkin, and A. Fish, “Near-threshold 40nm supply feedback C-element,” in *Proc. of Asia Symp. on Quality Electronic Design (ASQED)*, pp. 74–78, IEEE, 2011
- C36. J. Mezhibovsky, **A. Teman**, and A. Fish, “Low voltage SRAMs and the scalability of the 9T Supply Feedback SRAM,” in *Proc. of IEEE Int. System-on-Chip Conference (SOCC)*, pp. 136–141, IEEE, 2011
- C37. **A. Teman** and A. Fish, “Sub-threshold and near-threshold SRAM design,” in *Proc. of IEEE Conv. of Electrical and Electronics Eng. in Israel (IEEEI)*, pp. 000608–000612, IEEE, 2010
- C38. **A. Teman**, O. Yadid-Pecht, and A. Fish, “An improved AB²C scheme for leakage power reduction in image sensors with on-chip memory,” in *Proc. of IEEE Sensors*, pp. 193–196, IEEE, 2009

- C39. S. Fisher, **A. Teman**, D. Vaysman, A. Gertsman, O. Yadid-Pecht, and A. Fish, “Ultra-low power subthreshold flip-flop design,” in *Proc. of IEEE Int. Symp. on Circuits and Systems (ISCAS)*, pp. 1573–1576, IEEE, 2009
- C40. S. Fisher, **A. Teman**, D. Vaysman, A. Gertsman, O. Yadid-Pecht, and A. Fish, “Digital subthreshold logic design-motivation and challenges,” in *Proc. of IEEE Conv. of Electrical and Electronics Eng. in Israel (IEEEI)*, pp. 702–706, IEEE, 2008
- C41. **A. Teman**, S. Fisher, L. Sudakov, A. Fish, and O. Y. Pecht, “Autonomous CMOS image sensor for real time target detection and tracking,” in *Proc. of IEEE Int. Symp. on Circuits and Systems (ISCAS)*, pp. 2138–2141, IEEE, 2008

In review or final stages of preparation

- S1. A. Bonetti, R. Golman, R. Giterman, **A. Teman**, and A. Burg, “Gain-Cell Embedded DRAMs: Modeling and Design Space,” *Under final stages of review in IEEE TVLSI.*, 2019
- S2. O. Maltabashi, Y. Kra, and **A. Teman**, “A physical-aware clustering approach for fused dot-product implementation,” *Under final stages of review in IEEE TCAD.*, 2019
- S3. D. Vana, P.-E. Gaillardon, and **A. Teman**, “C²MOS design with Three-Independent-Gate Field Effect Transistors,” *Submitted to IEEE TCAS-I.*, 2019

Patents

- P1. O. Maltabashi, Y. Kra, and **A. Teman**, “Physically-aware affinity-driven multiplier implementation,” 2018. US Provisional App. 62/775909
- P2. T. Noy and **A. Teman**, “Embedded DRAM based FIFOs,” 2018. US Provisional App. 16199448
- P3. R. Giterman, Y. Weizman, and **A. Teman**, “Dynamic memory physical unclonable function,” 2018. US Provisional App. 62662303
- P4. R. Giterman, , A. Fish, **A. Teman**, *et al.*, “High density memory macro,” 2017. US Patent App. 62/555,107
- P5. R. Giterman, L. Atias, A. Fish, and **A. Teman**, “Complementary dual modular redundancy memory cell,” 2016
- P6. R. Giterman, **A. Teman**, P. Meinerzhagen, A. Burg, and A. Fish, “Transistor gain cell with feedback,” June 27 2017. US Patent 9,691,445
- P7. **A. Teman**, L. Pergament, O. Cohen, and A. Fish, “Ultra low power memory cell with a supply feedback loop configured for minimal leakage operation,” July 4 2013. US Patent 20,120,281,459, 2,012
- P8. **A. Teman**, L. Pergament, O. Cohen, and A. Fish, “Ultra low power SRAM cell circuit with a supply feedback loop for near and sub threshold operation,” Nov. 8 2012. US Patent 20,120,281,458

Competitive Peer-Reviewed Lectures and Posters not followed by a publication

- L1. O. Maltabashi and **A. Teman**, “Efficient Implementation of Latch-based Standard Cell Memory arrays in 28nm CMOS,” in *IEEE ICSEE, Special session on Advanced Topics in Nanoscaled Integrated Circuits and Systems*, November 2016
- L2. R. Golman, R. Giterman, and **A. Teman**, “Scaling Gain-Cell embedded DRAM to Advanced Nodes,” in *Seiden Workshop – Beyond CMOS: From Devices to Systems*, June 2017
- L3. **A. Teman**, A. Bonetti, C. Mueller, and A. Burg, “FD-SOI Standard cell characterization with Cadence Liberate,” in *CDNLive Israel*, September 2016 *Awarded Best Paper CDNLive Israel 2016.*
- L4. O. Maltabashi and **A. Teman**, “Controlled Placement of Standard Cell Memory Arrays,” in *IEEE Israel Conference of Students and Young Professionals*, June 2016
- L5. A. Shalom, R. Golman, R. Giterman, and **A. Teman**, “A Comprehensive Model for the Architectural Design of Gain-Cell embedded DRAM Based Memories,” in *IEEE Israel Conference of Students and Young Professionals*, June 2016
- L6. A. Bonetti, N. Preyss, A. Burg, and **A. Teman**, “Dual-edge triggered clocking - how we can use it and when,” in *CDNLive Israel*, October 2015

- L7. A. Bonetti, N. Preyss, **A. Teman**, and A. Burg, "Physical implementation of dual-edge clocking - a seamless mixed-integration methodology," in *CDNLive EDMA*, April 2015
- L8. A. Bonetti, J. Constantin, **A. Teman**, and A. Burg, "Circuits and techniques for dynamic timing monitoring in microprocessors," in *Nanotera Annual Meeting 2015*, May 2015
- L9. **A. Teman**, G. Karakonstatis, S. Ganapathy, and A. Burg, "Exploiting application error resilience for energy savings in memories," in *Workshop on Approximate Computing (WAPCO)*, January 2015
- L10. **A. Teman** and A. Fish, "SRAM stability in the nanoscale era," in *CDNLive Israel*, September 2012
- L11. **A. Teman** and A. Fish, "Low voltage logic and SRAM design," in *ChipEx 2011*, May 2011

Organization of Special Sessions, Events, Workshops

- W1. "Symposium on Circuits and Systems," Special Symposium at IEEE ICSEE 2018, Nov, 2018, Eilat, Israel.
- W2. "Workshop on Energy-Efficient Electronics (WEEE) 2017," Workshop held in Ystad, Sweden, June, 2017.
- W3. "Bar Ilan-imec Networking Event 2017," Event held at Bar-Ilan University, March, 2017, Ramat Gan, Israel.
- W4. "Advanced Topics in Nanoscaled Integrated Circuits and Systems," Workshop at IEEE ICSEE 2016, Nov, 2016, Eilat, Israel.
- W5. "Bar Ilan-imec Networking Event," Event held at Bar-Ilan University, March, 2016, Ramat Gan, Israel.
- W6. "Dependable and Energy Efficient SoC Design in Scaled Technologies," Special Session at IEEE Israel 2014, Nov, 2014, Eilat, Israel.

Invited Talks and Lectures

- T1. "Dynamic Stability and Noise Margins of SRAM Arrays in Nanoscaled Technologies," IEEE FTFC 2014, May, 2014, Monte Carlo, Monaco .
- T2. "Embedded Memory Design Challenges in the NanoScale Era," Mellanox, 2013, Yokneam, Israel.
- T3. "Embedded Memory Design Challenges in the NanoScale Era," IBM, 2013, Tel Aviv, Israel.
- T4. "Low Power Integrated Circuit Array Design," Tel Aviv University, 2012, Tel Aviv, Israel .
- T5. "Low Power Integrated Circuit Array Design," Bar Ilan University, 2012, Ramat Gan, Israel.
- T6. "Internal Feedback Sub-Threshold SRAM Bitcells," Alpha Consortium final conference, 2011, Tel Aviv, Israel.
- T7. "Low voltage Logic and SRAM design," Zoran Corporation, 2011, Haifa, Israel.
- T8. "Low voltage Logic and SRAM design," IBM, 2011, Tel Aviv, Israel.
- T9. "An Improved AB²C for Leakage Reduction in Smart Image Sensors," Ben Gurion University, 2010, Be'er Sheva, Israel.

Research Tapeouts (Fabricated Test Chips)

SoC2 2019	System-on-Chip in 16 nm FinFET <ul style="list-style-type: none">• Technology: TSMC 16FFC• Flagship project of HiPer Consortium.• Co-academic director and leader of GC-eDRAM block.
Kwak 2018	Embedded DRAM Test Chip in 28 nm FD-SOI <ul style="list-style-type: none">• Technology: Samsung 28nm FD-SOI• Joint design with EPFL.• Project director.
Martini 2017	Embedded DRAM Test Chip in 28 nm FD-SOI <ul style="list-style-type: none">• Technology: ST 28nm FD-SOI• Joint design with EPFL.• Project leader.
BEER 2017	Embedded DRAM Test Chip in 28 nm FD-SOI <ul style="list-style-type: none">• Technology: ST 28nm FD-SOI• Joint design with EPFL.• Project leader.
DAFNA 2016	Embedded DRAM Test Chip in 28 nm Bulk <ul style="list-style-type: none">• Technology: TSMC 28nm HPM• Joint design with Mellanox.• Project leader.
Polar Bear 2015	Polar Decoder chip <ul style="list-style-type: none">• Technology: ST 28nm FD-SOI• Joint venture between EPFL and McGill University.• Management of physical implementation of chip.
PULP-III 2015	Flexible multi-core platform for energy efficient computing <ul style="list-style-type: none">• Technology: ST 28nm FD-SOI• Participant in large, multi-partner project with ST-Microelectronics, UNIBO, ETH-Zurich, and CEA-Leti.• Participant in architecture, design, and planning of body-bias generation block.
dynOR 2015	Scalable CPU with early-edge detection and clock generation unit <ul style="list-style-type: none">• Technology: ST 28nm FD-SOI• Project leader and head engineer.
CAMEL 2014	Memory and cryptography test chip Technology: TSMC 65nm LP <ul style="list-style-type: none">• Advisor for design and physical implementation of multi-project test chip with Bar-Ilan University.
DDFSE 2014	60GHz wi-fi test chip <ul style="list-style-type: none">• Technology: TSMC 40nm LP• Advisor for physical implementation of 2 Million gate, very complex hard macro.
PULP-II 2014	Flexible multi-core platform for energy efficient computing <ul style="list-style-type: none">• Technology: ST 28nm FD-SOI• Participant in large, multi-partner project with ST-Microelectronics, UNIBO, and ETH-Zurich.• In charge of Standard Cell Memory block design and integration and special cell characterization and integration.
GREENBELT2 2013	Gain-cell embedded DRAM and SRAM for space applications test chip <ul style="list-style-type: none">• Technology: UMC 0.18μm• Led project, designed all included components, and carried out tape-out procedure, in collaboration with EPFL.
GREENBELT 2012	Gain-cell embedded DRAM test chip <ul style="list-style-type: none">• Technology: UMC 0.18μm• Led project, designed all included components, and carried out tape-out procedure, in collaboration with EPFL.

RFID 2010–2012	<p>Single Chip RFID Demonstrator in standard CMOS process</p> <ul style="list-style-type: none"> • Technology: TowerJazz 0.18μm • Participated in the design, tape-out procedures and measurements of 10 test-chips, as part of a multi-year project. • Project culminated with a fully operational low-cost low-power RFID Demonstrator. • Cooperation with Tel Aviv University and Tower Semiconductor.
RAMBO 2010	<p>Subthreshold SRAM test chip.</p> <ul style="list-style-type: none"> • Technology: TSMC 40nm LP • Led project, designed all included components, carried out tape-out procedure and measurements. • First 40 nm test chip by an academic group in Israel. • Cooperation with Zoran in tape-out procedure.
Sub-Vt 2008	<p>Subthreshold logic test chip including AB²C smart imager</p> <ul style="list-style-type: none"> • Technology: TSMC 80nm • Responsible for several of the included test circuits and components. • Led full-chip integration and tape-out. Participated in measurements. • Cooperation with Zoran in tape-out procedure.